Introduction
When carriers pass through only an intrinsic semiconductor, the propagation delay can be reduced through reduction of scattering in the electron. To realize the carrier transport in intrinsic semiconductor, we proposed and have fabricated a hot electron transistor with a metal gate [1, 2] as shown in Fig.1 . In this device, forward biased gate affects the potential of the tunneling emitter, results in extraction of the electron passing through only an intrinsic semiconductor. Although forward biased gate has possibility of leakage current, small gate leakage current can be expected by reduced scattering of ballistic electron and little quasiequilibrium electron in intrinsic semiconductor.
In this report, low leakage current of InP hot electron transistors was exhibited. Common-emitter characteristics showed transistor action of the device controlled by gate bias. Ratio between gate current and collector current had dependence on gate bias.
Device fabrication
An i-InP buffer layer (120 nm), n-GaInAs subcollector layer (120 nm), an i-GaInAs spacer layer (10 nm), an i-InP carrier transit (collector) layer (250 nm), a double-barrier structure, an i-GaInAs layer (5.5 nm), and an n-GaInAs emitter layer (90 nm) were grown on a semi-insulating InP substrate by metalorganic vapor phase epitaxy at first. The double-barrier structure consisted of an AlAs barrier layer (4.1 nm), a GaInAs well layer (6.8 nm) and an AlAs barrier layer (4.1 nm). To fabricate emitter mesa, 40 nm wide Cr/Au/Cr (10 nm / 30 nm / 10 nm thick) stripes were fabricated by electron beam lithography and liftoff process. By using the stripe as etching mask, emitter mesa was fabricated by CH4/H2 RIE, followed by wet etching to undercut the mesa for isolation between emitter and gate metal. As a result, emitter mesa width became 25 nm. Emitter length was 10 µm. Gate metal was also fabricated to surround the emitter. After formation of collector contact by etching and evaporation, intrinsic device became a mesa structure by wet etching for isolation. Undercut air-bridged wiring for emitter and gate were fabricated simultaneously. Just before the measurement, oxidized surface was removed by diluted hydrochloric acid.
Measurements
Current-voltage characteristics were measured at 30 K. By narrowing of emitter mesa and surrounding gate, emitter current (IE) was controlled by gate-emitter voltage (VGE) and dependence on collector emitter voltage (VCE) became weak. (ΔIE/ΔVGE) / (ΔIE/ΔVCE) was 6.5 at VCE ~ 2 V and VGE ~ 0.6V. This is reasonable when we take estimated ratio of 8 by calculated effective field from designed structure and strong non-linearity in this bias range into account. (ΔIE/ΔVGE) / (ΔIE/ΔVCE) was 25 at VCE ~ 2 V and VGE ~ 1.5V.
Gate current (IG), collector current (IC) and ratio between IG and IC (IG/IC) were observed as shown in Fig. 2 and 3 at VGE=VCE to eliminate effect of leakage current between gate and collector. As shown in Fig.3 , IG/IC had a lowest at VGE=0.8V and lowest IG/IC was 0.04. Although VGE for lowest IG/IC was changed by each device and surface treatment, observed lowest IG/IC was around 1 V. Commonemitter IC, IG and IG/IC were shown in Figs. 4-6. As shown in Fig. 4 , the fabricated device showed conventional transistor action when VCE > 0.6 V. Bias range for IG < one tenth of IC was wide as shown in Fig. 6 .
As shown in Fig. 5 , observed IG at VCE ~ 0 was larger than saturated IC in Fig.4 . This is due to direct leak current between gate and collector. Present collector barrier is around 0.23 eV because we used band-discontinuity between GaInAs and InP. Moreover, degenerated Fermi level of nGaInAs subcollector lowers the height. Thus thermionic emission injected from collector becomes large at VGE>VCE.
Discussions
To reduce leakage current, increase of metal barrier height and increase of collector barrier height are required. On the other hand, observed current level was around several nA and current density was several A/cm 2 . Because reported maximum peak current density in resonant tunneling diode with same material system [3] was over 500 kA/cm 2 , we can increase current by several order of magnitude when we change emitter barrier thickness and carrier concentration of emitter. As the change of emitter structure does not affect to the leakage current, we can reduce IG/IC relatively by increase of IC. Higher current density is also desirable for high speed operation [1] .
The temperature of the device was 30 K. This temperature is for reduction of thermionic emission from the collector barrier. Because scattering of hot electron is not so affected by the temperature until room temperature, relative reduction of IG will open the operation at room temperature, too.
Conclusions
Low leakage current of InP hot electron transistors was exhibited. By using the device with 25 nm wide emitter surrounded by gate metal, common-emitter characteristics showed transistor action of the device controlled by gate bias. IG/IC had dependence on gate bias and lowest ratio at VGE=VCE was 0.04 at VGE= 0.8 V. 
